

FIG. 1




FIG. 2




FIG. 3

DDS/PDL

BP	Contents	Number of bytes
0 to 1	DDS identifier (0A0Ah)	2 bytes
2	Reserved	1 byte
3	Disc certification flag	1 byte
4 to 7	DDS/PDL update counter	4 bytes
8 to 9	Number of Groups	2 bytes
10 to 11	Number of zones	2 bytes
12 to 79	Reserved	68 bytes
80 to 87	Location of Primary spare area	8 bytes
88 to 91	Location of LSN 0	4 bytes
92 to 255	Reserved	164 bytes
256 to 259	Start LSN for Zone 0	140 bytes
260 to 263	Start LSN for Zone 1	
.....	
392 to 395	Start LSN for Zone 34	
396 to 399	DMA rec-counter 1	4 bytes
400 to 2047	reserved	1652 bytes

FIG. 4

SDL

BP	Contents	Number of bytes
0 to 1	SDS identifier (0002h)	2 bytes
2 to 3	Reserved	2 bytes
4 to 7	SDL update counter	4 bytes
8 to 11	Start sector number of Supplementary spare area	4 bytes
12 to 15	Total number of logical sectors	4 bytes
16 to 19	DDS/PDL update counter	4 bytes
20	Spare area full flags	1 byte
21 to 24	DMA rec-counter 2	4 bytes
25 to 26	Number of entries in SDL	2 bytes
27 to 34	The first SDL entry	8 bytes
.....
M to m+7	The last SDL entry	8 bytes

FIG. 5





FIG. 6



DMA use state 1

	DDS/PDL update counter	SDL update counter	DMA counter
DMA 0	Normal use	Normal use	0~Nov-1
DMA 1	Continuing use of above value	Continuing use of above value	0~Nov-1
⋮	Continuing use of above value	Continuing use of above value	0~Nov-1
DMA m	Continuing use of above value	Continuing use of above value	0~Nov-1
⋮	Continuing use of above value	Continuing use of above value	0~Nov-1
DMA n	Continuing use of above value	Continuing use of above value	0~Nov-1

Nov : Allowable overwrite count



FIG. 8

DMA use state 2

	DDS/PDL update counter	SDL update counter	DMA counter
DMA 0	Normal use	Normal use	0~Nov-1
DMA 1	Normal use after reset	Normal use after reset	0~Nov-1
⋮	Normal use after reset	Normal use after reset	0~Nov-1
DMA m	Normal use after reset	Normal use after reset	0~Nov-1
⋮	Normal use after reset	Normal use after reset	0~Nov-1
DMA n	Normal use after reset	Normal use after reset	0~Nov-1

Nov : Allowable overwrite count

FIG. 9






FIG. 11




FIG. 12




FIG. 14




FIG. 15





FIG. 16



Redundant data against defect
Each 64bytes is identical.

FIG. 17

BP	Contents	Number of bytes
0 to 1	Identifier (0010h)	2bytes
2 to 7	Reserved	6bytes
8 to 11	First PSN of current DMA sequence 1	4bytes
12 to 15	First PSN of current DMA sequence 2	4bytes
16 to 19	First PSN of current DMA sequence 3	4bytes
20 to 23	First PSN of current DMA sequence 4	4bytes
24 to 63	Reserved	40bytes

FIG. 18




FIG. 19

Each DMA	2Blocks (DDS/PDL block and SDL block)
DMA set	300Blocks=100set
Number of DMA set	4Blocks (LI : 2, LO : 2)
Total Blocks for DMA	1200Blocks (300blocks * 4set)
Each DMA Manager	1Block
Number of DMA Manager	10Blocks

FIG. 20

	Normal	Abnormal	
Defective DMA	Defective	Not Defective (Readable)	Blank
Current DMA	Not Defective (Readable)	Defective	Blank
Reserved DMA	Blank	—	

FIG. 24

Case	head	body	tail	Comment
1	Reserved	Reserved	Reserved	Unformatted
2	Current	Reserved	Reserved	Initial
3	Defect	Current	Reserved	
4	Defect	Defect	Current	Last
5	Defect	Defect	Defect	All defect

FIG. 25

		Start Physical sector number	END Physical sector number	Number of Blocks			Start Physical sector number	END Physical sector number	Number of Blocks
Lead- in	DMA Manager1-1	2CE00	2CE1F	1	Lead- out	DMA Manager2-1	4ED740	4ED75F	1
	reserved	2CE20	2CE5F	2		reserved	4ED760	4ED79F	2
	DMA manager1-2	2CE60	2CE7F	1		DMA manager2-2	4ED7A0	4ED7BF	1
	reserved	2CE80	2CEBF	2		reserved	4ED7C0	4ED7FF	2
			
	DMA manager1-10	2D160	2D17F	1		DMA manager2-10	4EDAA0	4EDABF	1
	reserved	2D180	2D1BF	2		reserved	4EDAC0	4EDAFF	2
	DMA1-1	2D1C0	2D1FF	2		DMA3-1	4ED800	4ED83F	2
	reserved	2D200	2D21F	1		reserved	4ED840	4ED85F	1
	DMA2-1	2D220	2D25F	2		DMA4-1	4ED860	4ED89F	2
	reserved	2D260	2D27F	1		reserved	4ED8A0	4ED8BF	1
	DMA1-2	2D280	2D2BF	2		DMA3-2	4ED8C0	4ED8FF	2
	reserved	2D2C0	2D2DF	1		reserved	4EDC00	4EDC1F	1
	DMA2-2	2D2E0	2D31F	2		DMA4-2	4EDC20	4EDC5F	2
	reserved	2D320	2D33F	1		reserved	4EDC60	4EDC7F	1
			
	DMA1-48	2F500	2F53F	2		DMA3-48	4EFE40	4EFE7F	2
	reserved	2F540	2F55F	1		reserved	4EFE80	4EFE9F	1
	DMA2-48	2F560	2F59F	2		DMA4-48	4EFEA0	4EFEDF	2
	reserved	2F5A0	2F5BF	1		reserved	4EFEE0	4EFEFF	1
	DMA1-49	82CE00	82CE3F	2		DMA3-49	CED740	CED77F	2
	reserved	82CE40	82CE5F	1		reserved	CED780	CED79F	1
	DMA2-49	82CE60	82CE9F	2		DMA4-49	CED7A0	CED7DF	2
	reserved	82CEA0	82CEBF	1		reserved	CED7E0	CED7FF	1
			
	DMA1-100	82F440	82F47F	2		DMA3-100	CEFD80	CEFD8F	2
reserved	82F480	82F49F	1	reserved	CEFDC0	CEFDDF	1		
DMA2-100	82F4A0	82F4DF	2	DMA4-100	CEFDE0	CEFE1F	2		
reserved	82F4E0	82F4FF	1	reserved	CEFE20	CEFE3F	1		

FIG. 21




FIG. 22




FIG. 23




FIG. 26




FIG. 27




FIG. 28

BP	Contents	Number of bytes
0 to 1	PDL Identifier (0001h)	2bytes
2 to 3	Number of entries in the PDL (EpDL)	2bytes
4 to 7	The first PDL entry	4bytes
8 to 11	The second PDL entry	4bytes
.....
n to n+3	The last PDL entry	4bytes

$n=4*EpDL$

FIG. 30




FIG. 29

BP	Contents	Number of bytes
0 to 1	SDL Identifier (0002h)	2bytes
2 to 3	Reserved	2bytes
4 to 7	SDL update counter	4bytes
8 to 11	Start sector number of Supplementary spare area	4bytes
12 to 15	Total number of logical sectors	4bytes
16 to 19	DDS/PDL update counter	4bytes
20	Spare area full flags	1byte
21	Reserved	1byte
22 to 23	Number of entries in SDL (ESDL)	2bytes
24 to 31	The first SDL entry	8bytes
.....
m to m+7	The last SDL entry	8bytes

$m=8*ESDL+16$

FIG. 31




FIG. 33




FIG. 32






FIG. 34

172 bytes						10 bytes						172 bytes						10 bytes					
B0,0 B1,0 B2,0 B189,0 B190,0 B191,0 B192,0 B207,0		B0,171	B0,172		B0,181	B0,182		B0,353	B0,354		B0,363												
		B1,171	B1,172		B1,181	B1,182		B1,353	B1,354		B1,363												
		B2,171	B2,172		B2,181	B2,182		B2,353	B2,354		B2,363												
192 rows						16 rows						PO											

(ECC block structure (D, E))

FIG. 35






FIG. 37